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A COMPARISON OF BURN-IN AND BAKE AS SEMICONDUCTOR S¢.REEN_G TECHNIQUES
FOR THE N_dBUS SPACECRAFT PROGP_M
Irving J. Ross
This report summarizes and compares the relative effectiveness of high
temperature storage (bake) and high temperature operating burn-ln as screen-
ing techniques for semiconductor devices used in the Nimbus spacecraft program.
Data for this report were accumulated from su_anarles of burn-in a___d0ake screen-
ing performed by Nimbus contractors. Results are presented for 162 different
types of semiconductor devices, with an overall sample size of 70,300 for an
aggregate of 49 million device hours for both screening techniques.
Results i'ndicate that burn-in is superior to bake for every class of semi-
conductor device and for every manufacturing process used in the fabrication of
the devices, Correlation is sho_vn between rated power dissipation and burn-ln
effectiveness. Statistical significance of the data is evaluated when compar-
nd• ://_ability of types is possible, i.e. where the types were both burned-ln a --
baked.
INTRGDUCTI ON :
Semiconductor device reliability is an ess=ntial element in achieving space
systems reliability primarily because they are used in very large quantities ard
form the electronic heart of the systems, The attainment of high reliability in
these parts is dependent on two factors:
I, Manufacturing process control which depends to a large extent on the
discovery and definition of failure _echanisms present in the design of the
devices.
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2. Discovery or culling out of defects introduced during device fabrica-
tion which affect circuit performance.
It is well established that semiconductor devices exhibit the characteristic
of "infant mortality" in which failure mechanism and/or defect3 in the device
manifest themselves in a relatively short time period compared to the expected
llfe of the systems in which they are used. Two methods for screening or weed°
ing out defectives introduced during the manufacturing process from the device
population, which have b£en extensively used, are high temperature storage or
bake without power added and power ageing or burn-ln which adds power diselpation
to temperature and thus more nearly approximates use conditions.
The high temperature storage or bake screen weeds out failure mechanisms or
defects which are dependent on temperature alone, Some examples are mechanical
stresses of internal lead wire connections to pins induced by thermal expansiol:
at metallic surfaces; poor thermal compression bonds to emitter and base stripes;
chemical reactions such as outgasslng of surface impurities and change= in the
gaseous impurities in the base regions,
Power ageing or burn-ln, An addition to the above, detects and culls out
failure modes associated with both voltage and current. Those associated with
current are due to the formation of hot spots caused by non-unlform junctions,
or voids between the semiconductor and the header, Irregularities in the
region of the depletion layer leading to punch-through show up as a voltage
defect.
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Results of studies on 73,000 Minuteman diodes at TRW indicate that use of
high temperature w_th a fixed level of power results in a higher level of
failures than does the use of high power at low te=_erature. The selection
of higher ambient temperature assures that the entire device is at an elevated
temperature. Thus contaminants which are present may be boiled into the device
internal atmosphere which increases the possibility of detecting the placement
of contaminants at the device junctions I, Burn-in at high temperature thus
screens out defects dependent on chemical, electrical, and thermal 3tresses
while bake screens out defects dependent only on thermal stresses.
NIMBUS SEMICONDUCTOR PROGRAM
The high temperature storage (bake) program was implemented by all Nimbus
subsystem contractors in late 1961, and consisted of subjecting all silicon
semiconductors to a high temperature environment, lO0°C, for a period of six
weeks or i000 hours. Germanium devices were baked at 80°C for the same period.
The devices screened represented a good cross-section of available cou_rcial
and military types and the results indicated that only 1.5 percent of baked
units failed. A smaller percentage of these failures, however, was catastrophic
(i.e., was of the variety which would seriously degrade the Nimbus mission).
In October 1962, recognized authorities in the field of semiconductor manu-
facturing and device designs were consulted for conm_nts on a power ageing
(burn _n) speclficatlon 2. Based on these comments a speclf_cation was drawn
up w._ich received Nimbus Project approval in November 1962.
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The procedure employed elevated ambient temperatures, 100°C for silicon
devices and 50°C for germanium for a period of less than two weeks (300 hours).
Power was applied to the device in this environment to increase the junction
temperature to a nominal 80 percent of its maximum value. Transistor parameters
tested were DC current gain_ hFE and reverse leakage current ICBO. Pre- and
post-burn-ln parameter end points were based on military specification formulas,
i.e., 20 percent loss in hFE or I00 percent increase in ICB O were criteria for
rejection. Voltage, current, and power ratings were not to be exceeded.
The rationale for this specification was as follows:
a. DC current gain stabilizes when exposed to high temperature after
I00 hours.
b. An elevated temperature power condition tends to accelerate thermal
chemical and electrical Jailure mechanisms. It also reduces the re-
qulrement for high vol_age or current power supplies in the case of
power transistors.
c. The 300 hour time period was equivalent to that used in the
Minuteman program.
d. The nominal 80 percent of maximum junction temperature was speci-
fied as a safety factor to allow for slight variations in thermal
re,istance from unit to unit.
The specification was transmitted to the OGO Project for information and possible
application and was reviewed and endorsed in a memorandum by the Planning Research
Corporation, the reliability contractor for the OGO Project, which pointed out
that the hurn-il, requirement used by the Nimbus Project at 80 percent rated
Junction temperature for two weeks is potentially capable of providing a failure
rate reduction for OGO parts.., by a factor of 2 to 18, the same as Telstar.. .
1965012068-007
- 5 -
at significantly less expense and within a minimal time period. '_)erated burn-ln
at expected operating conditions would achieve the same failure rate reduction
but would require a burn-ln period of 20 weeks. ,,3
All semiconductors screened by Nimbus contractors are listed alpha-numeri-
cally in Appendix A. Code letters for device manufacturer, process of manufacture
and device power dissipation rating are presented for each device type. The code
key is shown on page 15 of this report. In addition, the number of devices screened,
number rejected and percent rejected are listed separately for each type and manu-
facturer and are shown for both screening techniques.
Apvendix C represents a regrouping of the alpha-numerical types by class of
semJeonductor device and by process and power ratings. Subtotals are indicated
for process-pc_Ter groups and for power groups. Tots are shown for classes of
devices. The results are summarized in the body of the report.
The data were accumulated from reports furnished by Nimbus contractors and
for both screening techniques represents a total of 68 transistor types with a
total sample size of 25,420 and a total of 102 diode types with a total sample
size of 44,907. Total device hours for transistors was 18 million hours and
for diodes was 31 million hours fnr a combined total of 49 million semiconductor
device hours.
RESULTS OF SCREENING BY CLASS OF SEMICONDUCTOR DEVICES
A summary of results of burn-ln and bake screeching for silicon and germanium
transistors is shown in Tables I end 2, respectively. Also summarized are the
results of screening diodes, Table 3. The reject figures include degradation
and cata=trophic type failures. Observing the ratio of reject rates of burn-ln
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to bake (relative effectiveness ratio), it appears that burn-ln is more effective
than bake for all classes of semiconductor devices.
RESULTS OF SCREENING RELATED TO MANUFACTURING PROCESS
_An analysis of the data was made relating relative effectiveness of burn-in
and bake to the processes employed in the manufacture of semiconductor devices.
These processes are described in the semiconductor technical literature and those
used in Nimbus applications form a good cross-sectlon of those used by the semi-
conductor industry, 4 Table 4 indicates the results for silicon transistors,
TABLE i
SUMMARY OF SILICON TRANSISTORS
BURN- IN BA_E
Class No,of Types Units Rej. % Re j, No,ofTvpes Units Rej, % ReJ. RER
NPN 27 4146 387 9.3 26 7487 182 2,4 3,8
PNP 15 2407 381 15.8 13 4779 i00 2:1 7.6
TOTAL 42 6553 768 Ii. 7 39 12266 282 2.3 5. i
TABLE 2
SUMMARY OF GERMANIUM TRANSISTOR _
BURN- IN BAKE
Class No.of _pes Units Re|. 70Re I. No.of T_pes Units Rej. % Re i. _E_
NPN 1 31 i 3,2 0 - -
PNP 9 2534 207 8.2 8 4036 33 0.8 %0° 0
TOTAL I0 2565 208 8. I 8 4036 33 0.8 _O.I
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TABLE 3
SUMMARY OF SILICON AND GERMANIUM DIOD£S
Burn- in Bake
N: of No of
Type T 5pea Units Rej %Rej types Units Rej %Rej RER
Silicon 78 17404 380 2,2 75 26906 370 1.4 1.5
Germanium I 105 12 11,4 i 492 4 0.8 14.3
TABLE 4
SILICON TRANSISTOR SCREENING RESULTS BY
MANUFACTURING PROCESS
A. NPN TYPES
Burn- in Bake
No of No of
Types Units Rej %Rej Types Units Rej %Rej RER
Grown-
Diff 1 319 48 15.1 3 55 8 14.5 1,0
Grown i 153 3 2.0 0 ....
Mesa I0 1378 199 14.4 I0 970 40 4. I 3.5
Planar 15 2296 137 6.0 14 6462 134 2. i 2.9
B. PNP TYPES
Burn- in Bake
No of No of
Types Units Rej %Rej Types Units Rej %Rej RER
Alloy 9 507 70 13.8 6 824 19 2.3 6.0
lesa 4 1775 236 16.1 6 3492 80 2.3 7.0
Planar 3 125 25 20.0 2 463 1 .2 fOOD
The results indicate that the relative effectiveness ratio favors burn-in
over bake for every process utilized for both NPN and PNP silicon transistor type.
As expected the reject rate for NPN planar types was the lowest since the planar
process minimizes semi'onductor su'-face contamination which is a common failure
mechanism in semiconductor devices.
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The rejects that did occur on the planar devices were current gain degradatio,
failures. The findings in _his Table co[respond with the fir.dings of the semi-
conductor industry in the M_nute_mn program wherein NPN mesa and NPN planar
transistor burn-in results ,_ere compared, 5 i.e., that plansr types had fewer
e__ect!venessdefectives than mesa types. The relative _= " ratio (mesa % rejects
divided by planar % rejects_ was 2.4 as shown in Fable 4A°
Comparing NPN and £NP mesa types, the reject rate of PNP types was i.i times
that for NPN types which tends to support the conjecture of users that shipments
i of PN2 type mesas contain a greater pro_ertion of defectives than NPN mesa types.
l This conjecture is further supported by the fact that it is easier to fabricate
an NPN silicon transistor than a PNP silicon transistor. More NPN silicon types
are manufactured than PNP types for this reason which is also _eflected in the
larger number of NPN types (twice as many) used in the Nimbus subsystems.
Table 5 indicates the results of testing germanium transistors. Here the
sample does not reflect a full cross-section of available processes since
germanium transistors were utilized only where silicon counterparts were not
available at the time the Nimbus subsystems were designed and constructed. The
largest number of germanium devices were of the micro-alloy diffused-base type
(MADT) used extensively for low energy switching applications in the Nimbus
Comm_md clock subsysEem.
T_BLE 5
GERMANIUM TRANSISTORS SCREENING RESULTS
BY MANUFACTURING PROCESS
PNP TYPES
Burn-in Bake
No of No of
Types Units Rej %Rej Types Units Rej F_Rej RER
Alloy 8 336 42 12.5 6 214 15 7.0 1.8
MADT I k190 165 7.5 2 3822 ]8 .5 15.0
Dzift I 8 O 0.O 0 -
NPN TYPES
Grown Diff 1 31 i 3.2 0 O - -
The bake of the _EDT types was at 55°C, a change from the specifked 80°C.
Table 6 indicates the results for silicon and germanium diode screening as a
function of manufacturipg process.
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TABLE 6
SILICON AND GERMANIUM DIODE SCREENING BY
PROCESS OF MANUFACTURE
Burn-in Bake
No of No of
Types Units Rej %Rej Types Units Rej 7_ej RER
Alloy 13 634 32 5.1 5 2580 80 3.1 1.6
Diffused 44 278i 202 7.3 56 4789 249 5.2 1.4
Mesa I 70 5 7.1 i 278 2 0.7 10.3
Planar 9 11137 60 .5 12 19199 39 0.2 2.5
*Planar 8 1102 19 1.7 iI 4599 35 0.8 2.1
**Gold Bonded i 105 12 11.4 i 492 4 0.8 14.3
Alloy Diff Ii 2782 81 2.9 i 60 0 - -
*Type FD 177 excluded
**Germanium Diode
Again the relative effectiveness ratio favors burn-in over bake for each
process of diode manufacture. The superiority of the planar process over ethers
is indicated by the relatively low reject rate.
Results of Screenin_ Related to Rated Power
When the data are arranged in terms of the rated power of devices at room
temperature, the reject rate increases substantially with high rated power, The
classification of power is as follows:
Low Power - Less than 1 watt
Medium Power - Between i and_0watts
High Power - Equal to or greater than I0 watts
Tables7 and 8 relate screening results as a function of power for NPN and
PNP silicon and germanium transistors. Low power types include those used in
AF, HF, and low noise and switching applications. Medium pow¢- types include
differential a_plifiers and switching transistors. Table 9 shows effectiven6ss
of burn-in and bake methods for screening of diodes.
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TABLE 7
SILICON TRANSISTOR SCREENING EFFECTIVENESS
BY POWER RATING
Burn- in Bake
No of No of
Types Units Rej %Rej Types Units Rej 7_Rej RER
Low 5 580 55 9 _5 5 920 22 2.4 4.0
Medium 18 3249 233 7.2 17 5998 137 2.3 3. I
High 4 317 99 31.2 4 569 23 4.0 7.8
Low IO 516 70 __.6 ] 829 20 2.4 5.7
Medium 6 1891 311 16.4 7 3950 80 2.0 8.2
High No high power PNP types used
The higher reject rat _s for nigh power NPN transistors over medium and low
power types in burn-in is attributable to the fo_nnatiop of hot spots, a failure
mode that is not detectable by hig] temperature storage.
TABLE 8
GERMANIUM TRANSISTOR SCREEN EFFECTIVENESS
BY POWE_ RATING
Burn- in Bake
No of No of
Types Units _ej %Rej Types Units Rej %Rej RER
PNP- Low 8 2293 180 7.5 6 3887 19 0.5 15.0
PNP- High 2 141 27 19. i 2 149 14 9.4 2.0
NPN- Low i 31 1 3.2 0 - - -
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TABLE 9
SILICON AND GERMANIUM DIODE SCREENING EFFECTIVENESS
BY POWER RATING
Burn- in Bake
No of No of
Types Units Rej 7_Rej Types Units Rej %Rej RER
Low 74 17296 374 2.I 65 26538 359 1.4 1.5
Medium 4 108 6 5.5 6 229 5 2.2 2.5
High 0 - 4 139 6 4.3
*Low i 105 12 ii.4 I 492 4 0.8 14.3
*Germanium Diode
Percentage of Reiects as a Function of Time
The Nimbus Command Clock contractor measured relevant parameters at I00 hour
intervals during the burn-in procedure. These measurements were made at room
temperature after stabilization at 55°C. The results are shown in Table I0.
Corresponding results in terms of percentage rejects for semiconductors subjected
to a i000 hour bake on identical semiconductor types are shown in Table iio
TABLE i0
BURN-IN TEST RESULTS
Test Time Transistors Diodes
(Hour) (3468) (3416 Tested) (10,728 Tested)
No. Rej Cure % Rej No. Rej Cure % Rej
I00 188 5.41 38 .35
200 57 7.06 14 .48
300 42 8.28 i2 .60
TABLE II
BAKE TEST RESULTS
Te6t Tume Transistors Diodes
(Hours) (5086 Tested) (1545 Tested)
NO Rej 7_Rej No Rej %Rej
I000 66 1.30 14 .09
f
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Figure 1 is a f_raphical presentation of these results. It wou!_ appear
from this graph thaL the cumulative percent rejects is still on the iucrease
after 300 hours of burn-in time. and this is probably true. However data on
burn-in test fallout recently reported 6 which is reproduced in Figure 1 indicates
that for conventional diodes and transistors, the fallout of defectives increases
by only i% between 300 and I000 hours for transistors and by only O.8% for diodes
for the same time interval.
A graph of percent reiects as a function of time is shown in Figure 2. It
is quite evident that the "infant mortality" portior_of the curves have been
passed.
Significance of Results
With one exception, namely, the screening results of the NPN Silicon grown
diffused transistor, the diffelences in the rejection rates of burn-in and bake
techniques displayed fm Tables I through It are statistically significant at
confidence levels greater than 99 percent. The hypothesis tested was that the
percentage of defects found using the 300-hr burn-in method is the same as the
percentage of defects found using the lO00-hr bake method. Rejection of this
hypothesis was used to support the engineering judgment that a 300-hr burn-in is
indeed superior to a lO00-hr bake program.
Demonstration of the svperiority of burn-in over bake rests to a large extent
on the true percentage of semiconductors which are defective among those sub-
mitted for testing. Where the true percent defect is small, large numbers of
devices must be submitted for testing using both methods to statistically de-
monstrate a difference in the effectiveness of the tests in screening out de-
fective devices.
One type of semiconductor which appears to comprise a small percentage of
defectives or at least comprise defectives which elude detection using either test
method is the rated low power silicon diode FDI77. As can be seen from the
listing under Silicon Diode, Appendix C 10035 diodes of this type were burned in
for 300 hours with only 41 defectives showing up. A comparable number, 14600 when
subjected to i000 hours of high temperature storage, produced only 4 defectives.
These results are statistically significant as indicated in the listing; however,
if added in to the totals for all the rated low power diodes they tond to depress
the overall percent defectives found in testing diodes of this type which does
not a_pear to be the case. For thi_ reason, the test findzngs for silicon
diodes is summarized with and without the FDI77 type included.
Appendix A lists all the semiconductors tested under ti_e Nimbus Program and
the number of defects found among the number tested of each type and the kind of
test used (i.e., burn-in or bake). It includes those tested under both kinds of
tests and those tested using the burn-in method only and those usin B the bake
method only. For the types screeded using both methods, the maximum probabil_ty
Q of noting a difference in the number of defects greater than the observed
difference is listed. The equation for computing maximum Q is given in Appendix B.
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In the comparison of the percent defectives found by each test method,
it was assumed that the probabilities of a defective being submitted for either
kind of test are the same. it is realized that this might not be the case since
semiconductors of a particular type may have been processed at different times
and under different processing conditions.
Thus in selecting what appea_d to be the better of the two types of screening,
there remains the question of which techniques_ if either, was favored by the
percent defectives among the devices submitted for test. There is no reason,
however, to believe that in this respect either kind of test was inadvertantly
given an advantage.
Comparison of Screening Effectiveness by Class of Semiconductor Device, Rated
Power, and Manufacturing Process
Under the supposition that the same class of devices similar with respect
to rated power and made under the same manufacturing process include substantially
the same percent defectives on the average, the percentages of devices found to be
defective using each kind of test are compared. The comparison of percent defec-
tives between tests for e_ch class, rated power, and manufacturing process are
summarized in Appendix C. Again listed with each of these summaries is the maxi-
mum probability that burn-in is not superior to bake as evidenced by the sample
defect rates. These results likely reflect a more stable situation in which the
true percent defects submitted for either test are close. This supposition is
based on the fact that the device when categorized by class, rated power, and
process are relatively large in number thus tending to more nearly represent
defects amont manufacturing output over greater manufacturing time spans and
under a variety of different manufacturing environments.
Conclusion:
It has been shown that burn-in of semiconductor devices at elevated tempera-
tures for 300 hours is more effective as a screening technique than high tempera-
ture storage for longer time periods. This statement holds for all classes of
semiconductor devices, processes of manufacture and rated power dissipation.
Statistical testing of the hypotheses that bake screening was as effective as
the burn-in technique was carried out using computer methods. Results verified
that burn-in was a superior technique.
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CODE KEY FOR APPENDICES A AND C
MANUFACTURING CODE
Ol General Electric 12 Wells
02 Fairchild 13 Hoffman
03 RCA 14 Continental Device Corp.
04 Texas Instruments 15 Transition
05 Delco 16 IRC International Rectifier
06 Raytheon 17 Western SemicoxLduct or
07 Philco 18 TRW (formerly PSI)
08 Sperry 19 AMELCO
09 Hughes 20 Computer Diode Corp.
10 Motorola 21 Sylvania
ii Clevite 22 General Instrument
PROCESS CODE
i Grown diffused 6 MADT
2 Mesa 7 Diffused
3 Planar 8 Grown
4 Alloy 9 Gold Bonded
5 Drift or Alloy Diffused
CLASSIFICATION CODE
POWER CODE A NPN-SI Transistor
B PNP- SI Transistor
I Less than I watt C PNP-GE Transistor
2 Between i watt and i0 watts D Silicon Diode
3 Equal to or more than I0 watts E Germanium Diode
F NPN..GE Transistor
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APPENDIX A
ALPHAiqUMERIC LISTING OF SEMICONDUCTOR DEVICES
Al -_
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SIMCON NPN TRANSISTORS
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No, No. % Max.
Type Code Proc. Power Tested Def, Defects Tested Def. Defects Prob.
i
2N335A Ol i 1 319 48 15.1 33 6 18.2 .576
2N489 01 i i 0 0 00.O i0 i I0.0 -
2N657 02 2 2 79 4 05.1 0 0 00.0 -
2N696 02 2 2 0 0 00.0 92 i 01.1 -
2N697 02 2 2 852 76 08.9 50 0 00.0 .005
2N699 03 3 2 8 i 12.5 0 0 00.0 -
2N699 02 2 2 0 0 00.0 75 0 00.0 -
2N706 02 2 2 87 i0 11.5 0 0 00.0 -
2N,06A 04 2 2 13 0 00.0 22 2 09.1 1.000
2N708 02 3 2 50 3 06o0 0 0 00.0 -
2N718A 02 3 2 471 i5 G3.1 2238 25 01.I .000
2N718A 04 3 2 62 2 O3o2 0 0 0
2N720A 02 3 2 0 0 00.0 30 0 00_0 -
2N743 04 2 2 0 0 00.0 90 12 13.3 -
2N753 i0 2 2 i0 0 00,0 0 0 00o0 -
2N753 14 2 2 0 0 00,0 72 2 02.8 -
2N910 02 3 2 0 0 00.0 48 0 00.0 -
2N911 02 3 2 0 0 00,0 30 i 03o3 -
2N916 02 3 2 376 42 11.2 1963 64 03.3 .O00
2N929 04 3 1 14 0 00,0 80 0 00.0 -;_
AZ
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SILICON NPN TFa_NSISTORS (Cont.)
Burn-in Tcst Results Bake Test Results
Mfr Mfr Rated No. No. % No. }_o. % Max.
Type Code ,'h'oc. Power Tested Def. Defects Tested Def. Defects Prob.
2N930 04 _ i 72 2 02,8 775 12 01,6 ,21;
2N956 02 3 2 _i i 02,4 250 0 00,0 ,047
2N1248 08 1 i I53 3 02,0 0 0 00,0 -
2N1485 03 2 3 129 _b 27,9 349 17 04,9 .004
2N1486 03 2 3 59 24 40.7 50 I 02.0 _OOb
2N1489 O3 2 3 80 50 37.5 44 2 04.6 .0OO
2N1499 03 2 3 49 9 18o4 126 3 02.4 .000
2N1613 02 3 2 396 9 02,3 836 2C 02.4 .365
2N1613 03 3 2 0 0 00.0 ]00 0 00.0 -
2N16718 Ol 1 1 0 0 00,0 12 1 08.3 -
2N1708 03 9 2 0 O 00,0 30 0 00,0 -
ZNI711 02 3 2 134 10 07,5 36 8 22.2 .943
2N1890 02 3 2 30 0 00.0 0 0 00.0 -
2N2060 02 3 2 12 0 00,0 36 2 05,6 1.000
2N2541 05 2 2 20 i0 50. 0 0 00,0 -
2N2369 02 3 2 445 38 08.5 0 0 00.0 -
2N2432 04 3 1 22 2 09,1 I0 2 20,0 .708
2N2453 12 3 2 63 9 I_.3 0 0 00,0 -
2N2898 03 3 2 i00 3 03.0 0 0 00.0 -
A3
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SINCON PNP ]RANSISTORS
Burn-in Test Results Bake Test Results
Mff Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
2N329A 06 4 1 0 0 00.0 142 4 02.8 -
2N495 07 4 1 47 0 00.0 102 2 02,0 1.000
2N722 02 2 2 323 54 16.7 1823 9 00.5 .000
2N727 04 2 2 9 0 00.0 25 4 16.0 1.000
2N861 07 4 1 29 0 00.0 0 0 00.0 -
2N862 07 4 1 98 2 02.0 155 O 00.0 .060
2N869 02 3 2 74 9 12.2 453 1 00,2 .000
2N943 08 4 i 46 15 32.6 200 2 01.0 .000
2N945 08 4 I 93 36 38.7 75 0 00.0 .000
2N995 02 3 2 13 3 23,1 i0 0 00°0 .061
2NI131 02 2 2 0 0 00,O 1067 38 03.6 -
2NI132 02 2 2 1434 232 16.2 472 28 05.9 -000
2NI132 04 2 2 0 0 00.0 I00 0 00.0 -
2N1234 09 4 1 9 0 00,0 0 0 00.0 -
2N1259 09 2 1 9 0 00.0 5 1 20,0 1.000
2N1656 06 4 1 170 17 i0.3 i50 Ii 07,3 .i06
2N2551 09 4 1 15 0 00.0 0 0 00.0 -
2N25Q3 08 3 2 38 13 34.2 0 0 00,0 -
A4
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GERMANIUM PNP TRANSISTORS
'_ Burn-in Test Results Bake Test Results
!
Mfr Mfr Rated _o. No. % No. NOd % Max.i"
, Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob
:i
.....
i
;1 2NI7AA 05 4 3 109 i! i0.i 76 3 04.0 ,035
i
[ 2N278 05 4 i 46 ll 23.9 0 0 00,0 -
2N384 03 5 ! 8 0 00.0 0 0 OO,O
2N396A 01 4 1 45 4 08.9 I0 1 I0,0 .5 _
2N417 06 _ 1 0 0 00o0 5 0 00,0 -
2NS0]A 07 6 1 0 0 00.0 43 0 00,0 -
2N526 Ol 4 1 13 0 00,0 30 0 00,0 -
2N768 07 6 1 2190 165 07,5 3779 18 00.5 .OOC
2NIi15 01 4 1 0 0 00.0 20 0 00.0 -
2N1303 0] 4 i 20 0 00_0 0 0 00,0
2N1303 04 4 1 13 0 00,0 0 0 00,0 -
2N1358 05 4 1 58 0 00,0 0 0 00.0 -
2NI547A i0 4 3 0 0 00,0 73 ii 15,1 -
2N1752 Ii 4 3 32 16 50.0 0 0 O0,0 -
A5
1965012068-025
SILICON DIODES
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defeqts Tested Def. Defects Pro:.
I;i251 14 5 1 48G 23 04.8 0 0 00.O -
IN429 13 4 i 7 0 00.0 7 0 00.0 ;.C3
,i_57 02 3 1 0 0 00.0 1057 1 00.1 -
IN457 15 4 1 357 13 03.6 2389 77 03.2 .229
IN458 02 3 1 8 ) O0.O 0 0 00,0 -
IN458 ] 1 7 1 0 0 00.0 91 0 00,0 -
IN458 12 7 1 0 0 00.0 38 0 00.0 -
IN482A 04 7 1 0 _ 00o0 34 0 00.0 -
INL-84B 04 7 1 0 0 00.0 83 1 01,2 --
IN487A 04 7 1 0 0 00.0 20 0 00,0 -
iN53B 01 4 i 20 3 15.0 0 0 00,0 -
IN538 04 7 1 Zl 2 09.5 221 2 00.9 .013
IN625 02 3 i O 0 00,0 48 2 04,2 -
IN643A 14 5 1 928 5 00.5 0 0 00.0 -
IN645 04 7 1 660 94 14,2 1428 142 09.9 ,001
IN646 04 7 1 21 0 00,0 69 1 01,5 1,000
IN647 04 7 1 571 17 03,0 0 0 00.0 -
IN648 15 7 1 0 0 00,0 321 2 00.6 -
IN658 20 7 1 5 0 00,0 0 0 00.0 -
IN658 18 7 1 125 2 01.6 0 0 00.0 -
IN659 02 3 1 18 0 00.0 131 0 00.0 1.000
INTI5A 15 7 1 5 0 00,0 12 1 08,9 1.000
IN721A 14 5 1 5 0 00.0 0 0 00,0 -
A6
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SILICON DIODES (Cont.)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
IN74bA i0 4 1 46 0 00,0 26 3 11,5 1.000
]N746A 18 7 1 0 0 00,0 14 0 00,0 -
I ]N750A I0 4 1 40 0 00.0 0 0 00,0 -
•I IN751 13 7 1 9 0 00,0 0 0 00,0
IN751A 14 5 1 353 19 05,4 0 0 00,0 -
IN751A 04 7 1 Ii 0 00,0 70 0 00,0 1,000
IN752A 13 7 1 9 0 00,0 0 0 00,0 -
IN752A 04 7 1 0 0 00,0 40 0 00,0 -
lN753A 14 5 1 I0 0 00,0 0 0 00,0 -
IN753A 04 7 1 17 0 00.0 40 1 02,5 ,975
IN754 IC 4 1 25 0 00,0 0 0 00,0 -
IN75_A 14 5 1 30 2 06,7 0 0 00,0 -
IN754A Q4 7 1 43 6 14,0 26 0 00,0 ,017
' IN755A 14 5 1 374 13 03,5 0 0 00,0 -
IN756 04 7 1 39 ]2 30°8 0 0 00,0 -
IN756A 14 5 1 52 0 00.0 0 0 00,0
IN756A O_ 7 1 0 0 00,0 198 0 00,0
IN757 I0 4 1 I0 0 00,0 0 0 00.0
IN758A I0 4 1 9 0 00,0 0 0 00.0
IN758A 14 5 1 511 6 03,I 0 0 00,0 --
IN759A 13 7 1 9 0 00o0 0 0 00,0 -
IN763 15 7 1 9 2 33,5 0 0 00,0 -
IN763A 15 7 1 0 0 00,0 193 5 02,6 -
%
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SILICON DIODES (Cont.)
Burn-in Test Results Bake Test Results
Mff Mfr Rated No. No. % No. No. % Max.
Type Code _oc. Power Tested Def. Defects Tested Def. Defects Prob.
IN764 15 7 I 38 3 07.9 71 0 00,0 .011
IN765 15 7 1 0 0 00.0 69 2 02.9 -
IN791 02 3 1 31 2 06.5 423 15 03.6 _188
IN816 15 7 1 53 1 01.9 447 21 04.7 ,800
IN821 15 7 1 8 2 25,0 60 15 25,0 ,433
IN623 15 7 1 8 1 12.5 36 2 05.6 .2&_
IN823A I0 7 1 75 8 10.7 75 _ 05.3 .0_ :
IN827 15 7 1 4 0 00.0 0 0 00.0
IN914 O_ 2 1 40 0 00.0 0 0 00.0
IN9148 04 2 1 30 5 16.7 278 2 00.7 .C53
IN935 i0 7 i 0 O oO.O 27 9 37.3
IN936A i0 7 1 0 0 00.0 15 3 20.0 -
IN937 i0 7 1 15 0 00.0 33 0 00.0 1.000
IN937A 10 7 1 0 0 00.0 8 1 12.5 -
iN938B I0 7 I 18 0 00.0 37 0 00,0 1.000
IN94]B I0 7 1 45 0 00.0 27 7 25.9 1.000
IN942A i0 7 1 0 0 00.0 14 2 14.3 -
IN943 i0 7 1 I0 0 00.0 i0 0 00.0 l_OC_
IN9438 i0 7 1 162 1 00.6 55 2 03,6 .853
IN945 I0 7 1 23 4 17.4 0 0 O0.O -
IN953A 09 7 1 32 1 03,I 0 0 00.0 -
IN959B i0 7 1 0 0 00.0 18 1 05,6 -
IN9628 I0 7 i 8 i 12,5 i0 I I0,0 ,423
A8 '/
1965012068-028
SILICON DIODES (Cont.)
}
Burn-in T st Results Bake Test Results
M_ Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
1N963 l0 7 1 5 0 00,0 0 0 00,0 -
IN963B i0 7 1 42 3 07,1 24 0 00,0 ,i0_
IN964B i0 7 1 42 2 04,8 38 0 00,0 ,114
iN966B 10 7 1 0 0 00,0 10 0 00,0 -
IN972 i0 7 1 56 0 00o0 0 0 00.0 -
IN978A i0 7 1 0 0 00,0 105 1 01,0 -
INII24A 04 7 2 0 0 00,0 27 0 00,0 -
IN1509 16 4 ] 12 4 33,3 4 0 00,0 ,122
IN1513 16 4 1 6 4 00,7 0 0 00,0 -
IN1516 16 4 1 8 0 00,0 0 0 00,0 -
IN2988B iO 7 3 0 0 00.0 64 3 04,7 -
IN2992B i0 7 3 0 0 00,0 20 3 15,0 -
IN2999B i0 7 3 0 0 00,0 24 0 00.0 -
IN3001B i0 7 3 0 0 00,0 31 0 00,0 -
IN3016B I0 7 2 0 0 00.0 79 4 05,1 -
INB020B i0 7 2 i0 0 00.0 70 1 01.4 1,000
IN3021 10 7 2 19 0 00.0 0 0 00.0 -
IN3021B 10 7 2 0 0 00.0 4 0 00_0 -
IN302_B i0 7 2 39 3 07,7 17 0 00,0 .:5
IN3026B I0 7 2 40 3 07.5 32 0 00,0 .u6_
IN3071 02 3 1 157 9 05,7 138 0 00.0 ,003
1N3154 14 5 I 25 I 04_0 0 0 00.0 -
IN3154 14 7 1 5 0 00,0 17 i 05.9 I.o_)
A9
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SI_CON DIODES (Cont.)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
1N3156 l0 7 1 5 0 00,0 9 0 00,0 1,00Q
1N3156 l0 7 1 15 0 00,0 0 0 00,0 -
IN3189 15 7 1 183 22 12,0 143 1 00,7 .000
IN37_0 06 7 1 24O II O&.6 33 1 03.0 .351
650CO 04 4 1 50 2 04.0 156 0 00,0 .020
CD32132 14 5 1 14 2 14.3 0 0 00,0 -
FA2000 02 3 1 0 3 o0.O 130 O O0,0 -
¢OlO0 02 3 1 0 (:C.O 334 2 00.6 -
FDIOI 02 3 1 451 4 00.9 1499 7 00,5 .I03
FD!77 02 3 1 10035 41 00,4 14600 # 00,0 .000
FD200 02 3 i 26 0 00.0 82 2 02.4 1.000
FD292 02 3 i 603 # 01.0 743 5 00,7 .]9_
FD300 02 3 1 I0 0 00.0 14 1 07.1 1.000
MZI7 16 4 1 44 6 13,6 0 0 00.0 -
P52416 18 7 1 0 0 00.0 40 1 02.5 -
PS2al7 18 7 1 7 0 00.0 7 0 O0.0 I._:'_
P52619 18 7 1 0 0 O0.0 73 8 Ii.0
PS8859 18 7 1 4 0 00,0 0 0 O0.0 -
PSB890 18 7 1 2 1 50,0 0 0 00,0 -
PS8891 18 7 1 1 0 00,0 0 0 00,0 -
P$8892 18 7 1 3 0 00.0 0 0 00,0 -
TMDO2A 15 7 1 I0 0 00.0 12 0 00.0 I.;_:
WZ524 17 5 I 0 0 00.0 60 0 00.0 -
• q
AIO _._
w
v- -
] 9650 ] 2068-030
GERMANIUM DIODE
Burn-ln Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Ma ;:.
Type Code Proc. Power "Tested Def. Defects Tested Def. Defects P_c,b.
IN277 06 9 i 0 0 00,0 35 3 08,6 -
IN277 Ii 9 1 0 0 .00,0 340 0 00,0 -
IN277 12 9 1 0 0 00,0 117 1 00,9 -
,: IN277 22 9 1 72 9 12,5 0 0 00,0 -
IN277 21 9 1 33 3 09,1 0 0 00,0 -
GERMANIUM NPN TRANSISTOR
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power TesCed uef. Defects Tested Defo Defects Prob.
4
2N635A Ol 4 1 31 1 03.2 0 0 00,0 -
"_ A II
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APPENDL'< B
PROCEDURE FOR DETERMINING LEVEL OF DIFFERENCE
BETWEEN BURN-IN AND BAKE SCREENING RESULTS
Based on engineering considerations, it is asserted that the
burn-in screening technique is not inferior to the bake screening tech-
nique in culling out defective semiconductors. This assertion rests
principally on the fact that certain types of defectives cannot be found
by subjecting the semiconductor to a bake program whereas they could be
if subjected to a burn-in proglam.
On the above assertion, the hypothesis is that the bake screen-
ing technique is as effective as the burn-in technique, was tested sta-
tistically. Since the number of semiconductors subjected to burn-in and
bake varies considerably in number by type of semiconductor (this varia-
tion requires much in the Way of computational effort), it was dec£ded
to make the statistical tests using au IBM 1620 computer.
Maximum Probability that Bake Screening Is as Good as Burn-In Screening
in Culling Out Defectives
Let
p = probability that a defective semiconductor by
some defintion is introduced for test screening.
171 = probability that burn-in screening will detect a
defective
Ir_ = probability that bake screening will detect a
defective
n1 = number of semiconductors (defectives and non-
defectives) _hich are subjected to burn-in
ns = number of semiconductors (defectives and non-
defectives) which are subjected to bake
d1 = number of defectives found among the nl screened
using the burn-in method
d_ = number of defectives found among the n_ screened
using the bake method.
B-1
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Testing the hypothesis that Ir1 = Yi, we have for the probability Q that
, d 1 or more defectives are found in burning-in nl semiconductors and d 2I
, or less defectives are found ill baking n_ semiconductors,
I.
n_ d2
Q= _ (::) (plr?l(1-plr)n_-xl.. _ _:) (pTr) xe (1-p?r_ '-x_
X 2 =d 1 x_ = U
Q is thus the probability of observing a difference greater than or equal
to d_ - d_ from samples of n 1 and n_, respectively. Since p and _r cannot
be estimated individually from the screening results the value of the pro-
duct p y is selected such that Q, the probability of the obserx, ed differ-
ence d 1 - dabalng excel.deal under the hypothesis Ir1 = ?r_ = _r, is maximum.
If .maximum Q is small, say less than . 05, we reject the .hypothesis that
_r_ = 7r_and accept the alternative; _amely, _1 > _r_; i.e., burn-in Is
significantly better than bake at a confidence level > 95 percent in screen-
ing out defe_.tive semicondutors.
B-2
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APPENDIX C
SEMICONDUCTOR DEVICES LISTED
bF PROCESS, POWER, AND CLASS
C I ..r
1965012068-034
SILICON NPN TRANSISTORS
(CI2_ZS A)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. To No. No, To Max.
TYpe Code Proc. Power Tested Def. Defects Tested Def. Defects Prof,.
2N335A Ol 1 1 319 4.8 15.1 33 6 18.2 .57
2N48 c_ Ol 1 i 0 0 00.0 i0 I I0.0 -
2N16718 01 1 I 0 0 00.0 12 1 08,,3 -
PROCESS-POWER i 1 319 4-8 15,1 55 8 14.5 ,338
2N929 04 3 1 14. 0 00o0 80 0 00.0 IoO00
2N930 04. 3 i 72 2 02.8 775 12 01.6 .217
2N2432 04 3 1 22 2 09.1 i0 2 20.0 .708
PROCESS-POWER 3 1 i08 4. 03,7 865 14. 01,6 ,052
2N124-8 04 8 I 153 3 02.0 0 0 00.0 -
PROCESS-POWER 8 I 153 3 02.0 0 0 00.0 -
POWER CLASS 1 580 55 09,5 920 22 02,3 ,OOC,
CZ
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1965012068-036
SILICON NPN TRANSITORS (Cont.)
(CLASSA)
Burn-in Test Results Bake Test Results
M_ M_ Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
2N657 02 2 2 79 4 05,1 0 0 00.0 -
[
2N696 02 2 2 0 0 00.0 92 1 CI,I -
T 2N6q7 02 2 2 852 76 08°9 50 0 00®0 ,035
[ 2N699 02 2 2 0 3 CO.b 75 0 00°6 -
[
2N706 02 2 2 87 i5 11.5 0 0 00.0 -
i
2N706A 04 2 2 13 0 00,0 22 2 09,1 1.000
2N743 O_ 2 2 0 0 00-0 90 12 13,3 -
' 2N753 i0 2 2 I0 O 00,0 0 0 00,0 -
f
t 2N753 ]4 2 2 0 0 00.0 72 2 02,8 -
[
2N2341 05 2 2 20 i0 b0. 0 0 00,0 -
PROCESS-POWER 2 2 1061 i00 09,4 401 17 04.2 .00()
C3
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SIUCON NPN TRANSISTORS (Cont.)k
(CLA3SA)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Cod_ Proc. Power "Tested Def, Defects Tested Def. Defects Prob.
2N699 03 3 2 8 1 12.5 0 0 00,0 -
2N708 02 5 2 50 _ 06.0 0 0 00.0 -
2N718A 02 3 2 471 15 03.1 2238 25 01.I cOO_]
2N718A 04 3 2 62 2 3.2 O O 0 -
2N720A 02 3 2 0 0 _O,C 30 0 00.0 -
2N910 02 3 2 O 0 00.0 #8 0 00.0 -
2N911 02 3 2 O 0 00.0 30 1 03.3 -
2N916 02 3 2 376 42 11.2 1963 64 03,3 .000
2N956 02 3 2 41 1 02,4 250 0 00,0 ,047
2_1613 02 3 2 396 9 02.3 836 20 02.4 ,365
2:1613 03 3 2 0 0 00.0 I00 0 00.0 -
2N1708 03 3 2 0 0 00.0 30 0 00,0 -
2N1711 02 3 2 134 i0 07.5 36 8 22,2 .943
2N1890 02 3 2 30 0 00,0 0 0 00,0 -
2N2060 02 3 2 !2 9 00.0 36 2 05.6 }._OO
2N2369 02 3 2 445 3_ 08.5 0 0 00,0 -
2N2453 19 3 2 63 9 !#.3 0 0 00.0 -
2N2898 03 3 2 i00 3 03,0 0 0 00,0 -
PROCESS-POWER 3 2 2188 133 6.1 5597 120 02,0 .60
POWER CLASS 2 3249 233 07.1 5998 137 OZ.2 .09,
C4
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i SILICON NPN TRANSISI_ORS(Cont.)
(CLASS A)
Burn-ln Test Results Bake Test Results
Mfr Mfr Rated No No. _& No. No. % ;.;_l:.:.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects ,hot,.
2N1485 03 2 3 129 _6 27,9 349 17 04,9 .00q
2N1486 03 2 3 59 _ "_ 40,7 50 1 02,0 .000
2N1489 03 2 3 80 30 37,5 44 2 0_,6 o000
2N1490 03 2 3 49 9 18,4 126 3 02,4 ,000
PROCESS-POWER 2 3 317 99 31°2 569 23 04®0 *000
POWER CLASS 3 ._17 99 31,2 .569 23 04,0 ,000
-.
v"
CLASS A 8146 387 09°3 7487 182 02°4 ,000
C5
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SILICON PNP TRANSISTORS
(CLASS B)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. T_ No. No. _0 Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
2N1259 09 2 i 9 0 00.0 5 i 20,0 1,000
PROCESS-POWER 2 I 9 0 00.0 5 1 20,0 1,000
2N329A 06 4 1 0 0 00.0 142 4 02.8 -
2N495 07 4 I 47 0 00_0 102 2 02.0 1,030
2N861 07 4 1 29 0 00,0 0 0 00,0 -
2N862 07 4 i 9b 2 02.0 155 0 00.0 .060
2N943 08 4 I 46 15 32.6 200 2 01,0 o000
2N945 08 4 1 93 36 38,7 75 0 00.0 ,qCq
2N1234 09 4 1 9 0 00.0 0 0 00.0 -
2N1656 06 4 1 170 ]7 I0.0 150 Ii 07,3 .155
2N2551 09 4 i 15 0 00.0 0 0 00,0 -
PROCESS-POWER 4 1 507 70 13_8 824 19 )2.3 ,000
POWER CLASS i 516 " 70 13,6 829 20 02,4 .000
C6
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1965012068-040
SILICON PNP TPANSISTORS (Cont.)
(J_SS B)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Pewer Tested Def. Defects Tested Def. Defects Prob.
2N722 02 2 2 323 5_ 16.7 1823 9 00.5 .000
2,N727 04 2 2 9 0 00.0 25 4 16.0 1.000
2NI!31 02 2 2 0 O 00.0 1067 38 03.6 -
2NI132 02 2 2 1434 232 16.2 472 28 05.9 .OOC
2,_I132 04 2 2 0 0 00.0 i00 0 00.0 -
PROCESS-POWER 2 2 1766 286 16.1 3487 79 02.3 .000
2N869 02 3 2 74 9 12.2 453 I 00.2 .000
. 2N995 02 3 2 13 3 23.1 i0 0 00.0 .061
!
' 2N2593 08 3 2 38 13 34.2 e 0 00.0 -
PPOCESS-POWER 3 2 125 25 20.0 _°--',- i 00,2 .000
J
POWER CLASS 2 1891 311 16.4 3950 80 02.0 .000
CLASS B 2407 381 15.8 4779 100 02.1 .000
i
C7
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GERMANIUM PNP TRANSISTORS
ICLASS C)
Burn-ln Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Iv;,,:..
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prc, b
2,_278 05 4 i 46 ii 23.9 0 0 00.0
2N396A 01 4 1 45 4 08.9 _0 1 i0.0 .53_
2N4i7 06 _ 1 0 O 00.0 5 0 00.0 -
2N526 01 4 1 13 0 00.0 30 0 00.0 -
2NII15 Ol 4 1 0 "] 00.0 20 0 00.0 -
2N1303 0I 4 1 20 0 00.0 0 0 00o0 -
2t_1303 04 4 1 13 0 00.0 0 0 00.0 -
2N1358 05 4 I 58 0 00.0 0 0 00.0 -
PROCESS-POWER 4 1 195 15 07.7 65 1 0] .5 .021
2N384 03 5 1 8 3 00.0 0 0 00.0 -
PROCESS-POWER 5 I 8 0 00.0 0 0 00.0 1.000
2Nb01A 07 6 I 0 O 00-0 43 0 00.0 -
2N768 07 6 1 2190 ]65 07.5 3779 18 00.5 .000
PROCESS--POWER 6 1 2190 165 07,5 3822 18 00.5 ,000
POWER CLASS i 2393 207 08.7 3887 19 00.5 .000
C8
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c't GERMANIUM PNP TRANSISTORS (Cont.)
':.. (CLASSC)
i
"i. Burn-in Test Results Bake Test Results
• Mfr Mfr Rated No. No. % No. No. % hi,,:<.
Type Gode P:oc. Power Tested Def. Defects Tested Def. Defects Pr.,b.
2NI74A 05 4 3 109 Ii i0.I 76 3 04.0 .C !
i 2NI547A I0 4 3 0 0 00.6 73 Ii 15_i -
i: 2N1762 II 4 3 32 16 50.0 0 0 00.0 -
_ PROCESS-POWER 4 3 141 27 19.1 149 14 09.4 .,
POWER CLASS 3 141 27 19.1 149 14 09.4 .00'-
CLASS C 2534 234 09.2 4036 37 00.8 .C
I
C9
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SILICON DIODES
(CLASS D)
Burn-in T,.stResults Bake Test Results
Mfr Mfr Rated No. :4_,. _0 No. No. _/o M_,x.
Type Code Proc_ Power Tested :)_f. Defects Tested Def. Defects Prob.
IN914 04 2 1 40 0 00_0 0 0 00.0 -.
I,,914B 04 2 1 30 5 !6.7 278 2 00.7 .c,O:"
PROCESS-POWER 2 1 70 5 07.1" 278 2 00,7 ._,.3.
IN457 02 3 1 0 0 00,0 1057 i 00.i -
IN458 02 3 I 8 0 00.0 0 0 00.0 -
IN625 02 3 1 0 0 00.0 48 2 C4.2 -
IN659 02 3 1 18 0 00.0 131 0 00.0 :.;
IN791 02 3 1 31 2 06.5 423 15 03.6 .i _
IN307i 02 3 1 157 9 05.7 138 0 00.0 .003
FA2000 02 3 1 0 0 00.0 130 0 00.0 -
FDIO0 02 3 1 0 0 00.0 334 2 00.6 -
FDIOI 02 3 1 451 4 00.9 1499 7 00.5 .1 :
FDI77 02 3 I 10035 41 00.4 14600 4 00.0 • _)
FD200 02 3 I 24 0 00.0 82 2 02.4 I.OOC
FD292 02 3 I 403 4 01.0 743 5 00.7 .igt
FD300 02 3 1 I0 0 00.0 14 1 07.1 1.000
PROCESS-POWER 3 i 11137 60 00.5 19199 39 00.2 .0C:0
PROCESS-POWER * 3 1 1102 19 01.7 4599 35 00.8 .0_}
ClO r
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SILICON DIODES (Cont.)
(CLASS D) _
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. go No. No. a/o Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
IN429 13 4 i 7 0 00.0 7 0 00%0 1.000
IN457 15 4 I 357 13 03,6 2389 77 02,2 .220
IN538 01 4 1 20 3 15.0 0 0 00,0 -
IN746A i0 4 1 46 0 00.0 26 3 11,5 1,000
IN750A i0 4 1 40 0 00.0 0 0 00,0 -
t IN754 I0 4 i 25 0 00_0 0 0 00,0 -
IN757 !0 4 1 iO _ 00.0 0 0 00,0
IN758A i0 4 i 9 .3 OO.0 0 0 00,0 -
IN1509 16 4 1 12 4 33.3 47 0 00,0 ,122
; IN15i3 16 4 1 6 4 00.7 0 0 00,0 -
[
IN1516 16 4 1 8 0 00.0 0 0 00.0 -
650C0 04 4 I 50 2 04.0 154 0 00.0 .g_
MZi7 16 4 I 44 6 13,6 0 0 00,0 -
PROCESS-POWER 4 i 634 32 5,1 2580 80 03,1 ,O0)
CII
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SILICON DIODES (Cont.)
(CLASSD)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Prec. Power Tested Def. Defects Tested Def. Defects Prob.
IN251 14 5 1 480 23 04.8 0 0 O0,0 -
IN643A 14 5 1 928 5 00,5 0 O 00.0 -
IN721A 14 5 1 5 0 00,0 0 0 00,0 -
IN751A 14 5 1 353 19 05._ 0 0 00,0 -
IN753A 14 5 1 i0 0 00.0 0 0 00,0 -
IN754A 14 5 1 30 2 06.7 0 0 00,0 -
IN755A 14 5 1 374 13 03.5 0 0 00,0 -
IN756A 14 5 1 52 0 00,0 0 0 00,0 -
IN758A 14 5 1 511 16 03,1 0 0 00,0 -
IN3154 14 5 1 25 1 04.0 0 0 00.0 -
CD32132 14 5 1 14 2 14.3 0 0 00.0 -
WZ5t4 17 5 I 0 0 00.0 _/ 60 0 00.0 -
PROCESS-POWER 5 1 2791 81 02.9 60 0 00,0 ,i19
C IZ
1965012068-046
SILICON DiODFS (Cont.)
(CLASS D,
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects- Tested Def. Defects Prob.
i
IN458 ii 7 1 0 0 00,0 91 0 00.0 -
IN458 12 7 i 0 0 00.0 38 0 00.0 -
IN482A 04 7 1 0 0 00.0 34 0 O0 0 -
IN484B 04 7 ! 0 3 00.0 83 I 0_.2 -
iN487A 04 7 1 0 O 00.0 20 0 00.0 -
IN558 04 7 1 -' _ 09.5 221 2 C0.9 .CI _
IN645 04 7 1 660 94 14.2 1428 142 09.9 .001
IN646 04 7 1 21 0 00.0 69 I 01o5 1,000
IN647 04 7 1 571 17 03.0 0 0 00.0 -
IN648 15 7 I 0 0 00.0 321 2 00.6 -
IN658 20 7 1 5 0 00.0 0 0 00.0 -
IN658 18 7 i 125 2 01.6 0 0 00.0 -
INTI5A 15 7 1 5 0 00.0 12 1 08.3 1.00
IN746A 18 ? I 0 0 00.0 14 0 00,0 -
IN751 13 7 I 9 0 O0.0 0 0 00.0 -
IN751A 04 7 1 Ii 0 00,0 70 0 00.0 1,000
IN752A 04 ( ! 0 0 00,0 40 0 00,0 -
IN752A 13 7 1 9 0 00.0 0 0 00o0 -
IN753A 04 7 1 17 0 00,0 40 1 02,5 .975
IN754A 04 7 I 43 6 14.0 26 0 00.0 .017
i_756 04 7 1 39 12 30.8 0 0 00,0 -
l
I_756A 04 7 1 0 0 0C.0 198 0 00.0 -
!N7_gA 13 7 1 _ 0 00.0 0 0 00.0 -
....63 15 7 1 9 2 33.3 0 0 00,0 -
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1965012068-047
_LICON DIODES (Cont.)
(CLASS D)
?
J
: Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
• Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
IN763A 15 7 i 0 0 00.0 193 5 02.6 -
i IN764 15 7 i 38 3 07,9 71 0 00,0 ,0il
IN765 15 7 I 0 0 00.0 69 2 02,9 -
.
iN816 15 7 I 53 i 01.9 447 2i 0&,7 .800
IN821 15 7 I 8 2 25.0 60 i5 25.0 ,433
IN823 15 7 I 8 I 12.5 36 2 05,6 ,248
IN823A iO 7 .' 75 8 10,7 75 4 05,3 ,069
iN827 15 7 1 4 0 00,0 0 0 00,O -
IN935 i0 7 1 0 0 00,O 27 9 33,3 -
IN936A i0 7 1 0 0 00.0 15 3 20,0 -
]N937 IO 7 1 15 0 00,0 33 0 00,0 1,00e
IN937A i0 7 I 0 0 00,0 8 ] 12,5 -
lN938B 10 7 I 18 0 00.0 37 0 00,0 ._
]N941B I0 7 I 45 0 00,0 27 7 25.9 .,
!N942A I0 7 1 0 0 00.0 ik 2 }_.5
IN943 I0 7 1 i0 0 00,0 I0 0 C(.J •
iN9438 10 7 1 162 _ 00.6 55 2 C2.6 .Hi,:
IN945 i0 7 1 2_ 4 17,4 0 0 00.0 -
IN953A 09 7 1 32 I 03.I 0 0 00,0 -
IN9598 i0 7 I 0 0 00.0 18 1 05.6 -
IN9628 i0 7 1 8 I 12,5 i0 1 i0,0 ,42_
!N963 I0 7 i 5 0 00.0 0 0 00.0 -
IN9638 I0 7 1 42 3 07,1 24 0 00,0 ,106
i
IN96_8 i0 7 I _2 2 04,8 38 0 00,0 .il
C 14
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%
] 9650 ] 2068-048
SILICON DIODES (Cont.)
(CLASS D)
Burn-in Test Results Bake Test Resul's
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
IN966B !0 7 1 0 0 00.0 10 0 00,0 -
IH972 i0 "7 i 56 0 00.0 0 0 00.0 -
IN978A I0 7 I 0 0 00.0 105 I 01,0 -
IN3154 14 7 1 5 0 00.0 17 1 05.9 1,000
IN3156 I0 7 1 5 0 00.0 9 0 03.0 1,000
IN3156 i0 7 i 15 0 00.0 0 0 00.0 -
IN_189 15 7 1 183 22 12.0 143 1 00_7 ,000
IN3730 06 I 1 240 ii 04.6 33 1 03.0 ,351
[
P52416 18 7 I 0 0 00.0 40 1 02.5 -
P52417 18 7 1 7 0 00,O 7 0 00.0 I®000
P52419 18 7 1 0 0 00,0 73 e Ii.0 -
P58859 18 7 1 4 0 00.0 0 0 00.0 -
P58890 18 7 ! 2 1 50,0 0 0 00.0 -
P58891 18 7 1 1 0 00,0 0 0 00,0 -
P58892 18 7 1 3 0 00.0 C 0 00.0 -
TMD02A 15 7 i i0 0 00,O 12 0 00,0 1.000
PROCESS-POWER 7 1 2673 196 7,3 4421 238 05,4 .0{")
POWER CLASS I 17296 371 02.1 26538 359 01,4 ." )
POWER CLASS I (NO FDI77) 726! _0 04_5 11938 35 _ 03.0
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1965012068-049
SILICON DIODES (Cont.)
i (CLASSD)
Burn-in Test Results Bake Te3t Results
; Mfr Mfr Rated No. No. % No. No. % Max.
i Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
: 1N_I24A 04 7 2 0 0 00,0 27 0 00,0
IN30168 I0 7 2 0 0 00.0 79 4 05.1 -
IN3020B I0 7 2 i0 0 O0-O 70 " 1 01,.4 1 ,O.'..C
iN3021 10 7 2 19 0 00.0 0 0 O0.O -
[_ IN3021B I0 7 2 0 0 00.0 4 0 00,0 -
i IN3024B I0 7 2 39 3 07.7 17 0 00.0 .15,:
!N30268 I0 7 2 40 3 07.5 32 0 00.0 ,053
PROCESS-POWER 7 2 118 .3 05.1 229 5 02,1 .6 -
POWER CLASS 2 118 6 05ol 229 5 02,1 ,046
IN2988B I0 7 3 0 0 00°0 ,4 3 O&.7 -
IN2992B ]0 7 3 0 3 00.0 20 3 15.0 -
IN2999B ]0 7 3 0 0 00.0 24 0 00,0 -
IN30018 I0 7 3 0 0 00.0 31 0 00.0 -
PROCESS-POWER 7 3 0 0 00,0 139 6 04,3 -
POWER CLASS 3 0 0 00®0 139 6 04°3 1,000
CLASS D 17kl_ 377 02,2 26906 370 01,3 ®000
CLASS D (NO FDI77) 7379 336 04,6 12306 366 02°9 °000
:., C 16
1965012068-050
GERMANIUM DIODES
(CLASSE)
Burn-in Test Results Bake Test Results
Mfr Mfr Rated No. N_. % No. No. % Ma ::.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Proi;.
!N277 06 9 i 0 0 00.0 35 3 08,6 -
IN277 ii 9 1 0 0 00.0 340 0 00.0 -
IN277 12 9 1 0 0 00.0 117 1 00.9 -
]N277 22 o i 72 9 12.5 0 0 00.0 -
IN277 21 9 i 53 3 09. I 0 0 00.0 -
: PROCESS-POWER 9 1 105 12 11.4 492 4 00.8 .003
CLASS E 105 2 11.4 492 4 00.8 .000
GERMANIUM NPN TRANSISTOR
(CLASSr)
Burn-ln Test Results Bake Test Results
Mfr Mfr Rated No. No. % No. No. % Max.
Type Code Proc. Power Tested Def. Defects Tested Def. Defects Prob.
~.
2N635A 01 4 I 31 i 03.Z 0 0 00,0 -
PROCESS-POWER 4 , 31 ' 03,2 0 0 00.0 -
CLASS F 31 I 03.2 0 0 00.0 -
C 17
1965012068-051
